

FEATURES

High Speed 12-Bit Monolithic D/A Converters

AD565A/AD566A*

FUNCTIONAL BLOCK DIAGRAMS

Single Chip Construction Very High Speed Settling to 1/2 LSB AD565A: 250 ns max AD566A: 350 ns max Full-Scale Switching Time: 30 ns Guaranteed for Operation with ±12 V (565A) Supplies, with -12 V Supply (AD566A) **Linearity Guaranteed Overtemperature** 1/2 LSB max (K, T Grades) **Monotonicity Guaranteed Overtemperature** Low Power: AD566A = 180 mW max; AD565A = 225 mW max Use with On-Board High Stability Reference (AD565A) or with External Reference (AD566A) Low Cost MIL-STD-883-Compliant Versions Available

PRODUCT DESCRIPTION

The AD565A and AD566A are fast 12-bit digital-to-analog converters that incorporate the latest advances in analog circuit design to achieve high speeds at low cost.

The AD565A and AD566A use 12 precision, high speed bipolar current-steering switches, a control amplifier, and a laser-trimmed thin-film resistor network to produce a very fast, high accuracy analog output current. The AD565A also includes a buried Zener reference that features low noise, long-term stability, and temperature drift characteristics comparable to the best discrete reference diodes.


The combination of performance and flexibility in the AD565A and AD566A has resulted from major innovations in circuit design, an important new high speed bipolar process, and continuing advances in laser-wafer-trimming techniques (LWT). The AD565A and AD566A have a 10%–90% full-scale transition time less than 35 ns and settle to within $\pm 1/2$ LSB in 250 ns max (350 ns for AD566A). Both are laser-trimmed at the wafer level to $\pm 1/8$ LSB typical linearity and are specified to $\pm 1/4$ LSB max error (K and T grades) at $\pm 25^{\circ}$ C. High speed and accuracy make the AD565A and AD566A the ideal choice for high speed display drivers as well as for fast analog-to-digital converters.

The laser trimming process that provides the excellent linearity is also used to trim both the absolute value and the temperature coefficient of the reference of the AD565A, resulting in a typical full-scale gain TC of 10 ppm/°C. When tighter TC performance is required or when a system reference is available, the AD566A may be used with an external reference.

*Covered by Patent Numbers: 3,803,590; RE 28,633; 4,213,806; 4,136,349; 4,020,486; 3,747,088.

REV. E

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.



AD565A and AD566A are available in four performance grades. The J and K grades are specified for use over the 0°C to +70°C temperature range while the S and T grades are specified for the -55°C to +125°C range. The D grades are all packaged in a 24-lead, hermetically sealed, ceramic, dual-in-line package. The JR grade is packaged in a 28-lead plastic SOIC.

PRODUCT HIGHLIGHTS

- 1. The wide output compliance range of the AD565A and AD566A are ideally suited for fast, low noise, accurate voltage output configurations without an output amplifier.
- 2. The devices incorporate a newly developed, fully differential, nonsaturating precision current switching cell structure that combines the dc accuracy and stability first developed in the AD562/AD563 with very fast switching times and an optimally damped settling characteristic.
- 3. The devices also contain SiCr thin-film application resistors that can be used with an external op amp to provide a precision voltage output or as input resistors for a successiveapproximation A/D converter. The resistors are matched to the internal ladder network to guarantee a low gain temperature coefficient and are laser-trimmed for minimum full-scale and bipolar offset errors.
- 4. The AD565A and AD566A are available in versions compliant with MIL-STD-883. Refer to the Analog Devices *Military Products Databook* or current /883B data sheet for detailed specifications.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 www.analog.com Fax: 781/326-8703 © Analog Devices, Inc., 2002

AD565A—SPECIFICATIONS ($T_A = 25^{\circ}C$, $V_{CC} = 15 V$, $V_{EE} = 15 V$, unless otherwise noted.)

| | | | Min | Тур | Max | Unit |
|-------------------|--|---|---|---|---|--|
| | | | | | | |
| 2.0 | | 5.5 0.8 | 2.0 | | 5.5 0.8 | V V |
| | 120 35 | 300 100 | | 120 35 | 300 100 | μΑ μΑ |
| | | 12 | | | 12 | Bits |
| | | | | | | |
| -1.6 ±0.8 6 | $^{-2.0}_{\pm 1.0}$ | -2.4 ±1.2 10 | -1.6 ±0.8 6 | $^{-2.0}_{\pm 1.0}$ | -2.4 ±1.2 10 | mA mA kΩ |
| | 0.01 0.05 25 | 0.05 0.15 | | 0.01 0.05 25 | 0.05 0.1 | % of F.S. Range % of F.S. Range pF |
| -1.5 | | +10 | -1.5 | | +10 | V |
| | $\pm 1/4$ (0.006) $\pm 1/2$ | ±1/2 (0.012) ±3/4 | | $\pm 1/8$ (0.003) $\pm 1/4$ | ±0.35 (0.0084) ±1/2 | LSB % of F.S. Range LSB |
| | (0.012) | (0.018) | | (0.006) | (0.012) | % of F.S. Range |
| MONOT | ±1/2 ONICITY GUA | ±3/4 RANTEED | MONOT | ±1/4 | ±1/2 ARANTEED | LSB |
| | | | | | | |
| | | | | | | |
| | 1 | | | 1 | | ppm/°C |
| | | | | | | ppm/°C ppm/°C |
| | 2 | 50 | | 2 | 20 | ppm/°C |
| | 250 | 400 | | 250 | 400 | ns |
| | 15 30 | 30 50 | | 15 30 | 30 50 | ns ns |
| 0 -65 | | +70 +150 | 0 | | +70 +150 | °C °C |
| | 3 -12 | 5 | | 3 -12 | 5 | mA mA |
| | 3 | 10 | | 3 | 10 | ppm of F.S./% ppm of F.S./% |
| | 15 | | | 15 | 25 | ppin of 1.0.770 |
| | 0 to +5 -2.5 to +2.5 0 to +10 -5 to +5 | i | | 0 to +5 -2.5 to +2 0 to +10 -5 to +5 | .5 | V V V V |
| | -10 to +10 | | | |) | V |
| | ±0.1 | ±0.25 | | ±0.1 | ±0.25 | % of F.S. Range |
| ±0.25 | ±0.05 | ±0.15 | ±0.25 | ±0.05 | ±0.1 | % of F.S. Range % of F.S. Range |
| ±0.15 | | | ±0.15 | | | % of F.S. Range |
| 15 | 20 | 25 | 15 | 20 | 25 | kΩ |
| 9.90 1.5 | 10.00 2.5 | 10.10 | 9.90 1.5 | 10.00 2.5 | 10.10 | V mA |
| | 225 | 345 | | 225 | 345 | mW |
| | ±0.8 6 -1.5 MONOTO 0 -65 -65 -0 -65 -0 -65 -0 -65 -0 -65 -0 -0 -0 -0 -0 -0 -0 -0 -0 -0 -0 -0 -0 | $ \begin{array}{cccccccccccccccccccccccccccccccccccc$ | $ \begin{array}{cccccccccccccccccccccccccccccccccccc$ | $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | 120 300 120 12 12 12 -1.6 ± 1.0 ± 1.2 -1.6 ± 2.0 ± 0.8 ± 1.0 ± 1.2 -1.6 ± 2.0 0.01 0.05 0.05 0.01 0.05 0.05 0.15 0.01 0.05 25 -1.5 $\pm 1/4$ $\pm 1/2$ $\pm 1/8$ 0.05 0.01 0.05 0.05 0.05 25 -1.5 $\pm 1/4$ $\pm 1/2$ $\pm 1/8$ (0.003) $\pm 1/2$ $\pm 3/4$ (0.0012) $\pm 1/4$ (0.003) $\pm 1/2$ $\pm 3/4$ $MONOTONICITY GUZ$ $\pm 1/4$ $MONOTONICITY GUZ$ $\pm 3/4$ $MONOTONICITY GUZ$ 15 50 22 2 250 400 250 15 15 30 15 30 0 15 30 15 30 50 50 | $\begin{array}{c c c c c c c c c c c c c c c c c c c $ |

NOTES ¹The digital inputs are guaranteed but not tested over the operating temperature range. ²The power supply gain sensitivity is tested in reference to a V_{CC} , V_{EE} of ±15 V dc. ³For operation at elevated temperatures, the reference cannot supply current for external loads. It, therefore, should be buffered if additional loads are to be supplied. Specifications subject to change without notice.

| Parameter | Min | AD565AS Typ | Max | Min | AD565AT Typ | Max | Unit |
|--|------------------|---|------------------------------------|--------------------------|--|--|---|
| DATA INPUTS ¹ (Pins 13 to 24) TTL or 5 V CMOS | | - 5 F | | | - 3 F | | |
| Input Voltage Bit ON Logic "1" Bit OFF Logic "0" Logic Current (Each Bit) | 2.0 | | 5.5 0.8 | 2.0 | | 5.5 0.8 | V V |
| Bit ON Logic "1" Bit OFF Logic "0" | | 120 35 | 300 100 | | 120 35 | 300 100 | μΑ μΑ |
| RESOLUTION | | | 12 | | | 12 | Bits |
| OUTPUT | | | | | | | |
| Current Unipolar (All Bits On) Bipolar (All Bits On or Off) Resistance (Exclusive of Span Resistors) Offset | $-1.6 \pm 0.8 6$ | $^{-2.0}_{\pm 1.0}$ | -2.4 ±1.2 10 | -1.6 ±0.8 6 | $^{-2.0}_{\pm 1.0}$ | -2.4 ±1.2 10 | mA mA kΩ |
| Unipolar Bipolar (Figure 3, R2 = 50 Ω Fixed) Capacitance Compliance Voltage | | 0.01 0.05 25 | 0.05 0.15 | | 0.01 0.05 25 | 0.05 0.1 | % of F.S. Range % of F.S. Range pF |
| T_{MIN} to T_{MAX} | -1.5 | | +10 | -1.5 | | +10 | V |
| ACCURACY (Error Relative to | | | | | | | |
| Full Scale) 25°C T _{MIN} to T _{MAX} | | $\begin{array}{c} \pm 1/4 \\ (0.006) \\ \pm 1/2 \\ (0.012) \end{array}$ | ±1/2 (0.012) ±3/4 (0.018) | | $\pm 1/8$ (0.003) $\pm 1/4$ (0.006) | ± 0.35 (0.0084) $\pm 1/2$ (0.012) | LSB % of F.S. Range LSB % of F.S. Range |
| DIFFERENTIAL NONLINEARITY 25°C | | $\pm 1/2$ | ±3/4 | | $\pm 1/4$ | ±1/2 | LSB |
| T _{MIN} to T _{MAX} | MONO | TONICITY G | UARANTEED | MONO | TONICITY GU | ARANTEED | |
| TEMPERATURE COEFFICIENTS With Internal Reference Unipolar Zero Bipolar Zero Gain (Full Scale) Differential Nonlinearity | | 1 5 15 2 | 2 10 30 | | 1 5 10 2 | 2 10 15 | ppm/°C ppm/°C ppm/°C ppm/°C |
| SETTLING TIME TO 1/2 LSB All Bits ON-to-OFF or OFF-to-ON | | 250 | 400 | | 250 | 400 | ns |
| FULL-SCALE TRANSITION 10% to 90% Delay plus Rise Time 90% to 10% Delay plus Fall Time | | 15 30 | 30 50 | | 15 30 | 30 50 | ns ns |
| TEMPERATURE RANGE Operating Storage | -55 -65 | | +125 +150 | -55 -65 | | +125 +150 | °C °C |
| $\begin{array}{c} \text{POWER REQUIREMENTS} \\ \text{V}_{\text{CC}}, +11.4 \text{ to} +16.5 \text{ V dc} \\ \text{V}_{\text{EE}}, -11.4 \text{ to} -16.5 \text{ V dc} \end{array}$ | | 3 -12 | 5 -18 | | 3 -12 | 5 -18 | mA mA |
| $\begin{array}{l} \mbox{POWER SUPPLY GAIN SENSITIVITY}^2 \\ V_{CC} = +11.4 \ \mbox{to} \ +16.5 \ \mbox{V} \ \mbox{dc} \\ V_{EE} = -11.4 \ \ \mbox{to} \ -16.5 \ \ \mbox{dc} \end{array}$ | | 3 15 | 10 25 | | 3 15 | 10 25 | ppm of F.S./% ppm of F.S./% |
| PROGRAMMABLE OUTPUT RANGES (See Figures 2, 3, 4) | | 0 to +5 -2.5 to +2. 0 to +10 -5 to +5 -10 to +10 | | | 0 to +5 -2.5 to +2. 0 to +10 -5 to +5 -10 to +10 | | V V V V V |
| EXTERNAL ADJUSTMENTS Gain Error with Fixed 50 Ω Resistor for R2 (Figure 2) | | ±0.1 | ±0.25 | | ±0.1 | ±0.25 | % of F.S. Range |
| Bipolar Zero Error with Fixed 50 Ω Resistor for R1 (Figure 3) Gain Adjustment Range (Figure 2) Bipolar Zero Adjustment Range | ±0.25 ±0.15 | ±0.05 | ±0.15 | ±0.25 ±0.15 | ±0.05 | ±0.1 | % of F.S. Range % of F.S. Range % of F.S. Range |
| REFERENCE INPUT Input Impedance | 15 | 20 | 25 | 15 | 20 | 25 | kΩ |
| REFERENCE OUTPUT Voltage Current (Available for External Loads) ³ | 9.90 1.5 | 10.00 2.5 | 10.10 | 9.90 1.5 | 10.00 2.5 | 10.10 | V mA |
| POWER DISSIPATION | | 225 | 345 | | 225 | 345 | mW |
| | 1 | | | | - | | |

Specifications shown in **boldface** are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed, although only those shown in **boldface** are tested on all production units.

Specification subject to change without notice.

AD566A—**SPECIFICATIONS**($T_A = 25^{\circ}C$, $V_{EE} = -15$ V, unless otherwise noted)

| DATA INUTS' (Pan 13 to 24) 1 </th <th>Parameter</th> <th>Min</th> <th>AD566AJ Typ</th> <th>Max</th> <th>Min</th> <th>AD566AK Typ</th> <th>Max</th> <th>Unit</th> | Parameter | Min | AD566AJ Typ | Max | Min | AD566AK Typ | Max | Unit |
|---|---|-------|----------------|------------|---------------|------------------|----------|------------------------------------|
| $ \begin{array}{c c c c c c c c c c c c c c c c c c c $ | | | ** | | | •• | | |
| $ \begin{array}{c c c c c c c c c c c c c c c c c c c $ | | | | | | | | |
| $ \begin{array}{c c c c c c c c c c c c c c c c c c c $ | Bit ON Logic "1" | | | | | | | |
| $ \begin{array}{c c c c c c c c c c c c c c c c c c c $ | | 0 | | 0.8 | 0 | | 0.8 | V |
| RESOLUTION 12 12 12 Bin OUTPUT Gurnen Unipolar (All Bits On) ± 1.6 ± 1.0 ± 1.2 ± 0.8 ± 0.0 ± 0.6 ± 0.0 ± 0.6 ± 0.0 <t< td=""><td>Bit ON Logic "1"</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<> | Bit ON Logic "1" | | | | | | | |
| | | | 35 | | | 35 | | |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | | | | 12 | | | 12 | Bits |
| $ \begin{array}{c c c c c c c c c c c c c c c c c c c $ | Current | | | | | | | |
| $\begin{array}{c c c c c c c c c c c c c c c c c c c $ | | | | | | | | |
| $ \begin{array}{c c c c c c c c c c c c c c c c c c c $ | Resistance (Exclusive of Span Resistors) | | | | | | | |
| $ \begin{array}{c c c c c c c c c c c c c c c c c c c $ | | | 0.01 | 0.05 | | 0.01 | 0.05 | % of F.S. Range |
| $\begin{array}{c c c c c c c c c c c c c c c c c c c $ | Bipolar (Figure 4, R1 and R2 = 50 Ω Fixed) | | | | | | 0.1 | % of F.S. Range |
| $ \begin{array}{c c c c c c c c c c c c c c c c c c c $ | | | 25 | | | 25 | | pF |
| $ \begin{array}{c c c c c c c c c c c c c c c c c c c $ | T _{MIN} to T _{MAX} | -1.5 | | +10 | -1.5 | | +10 | V |
| $ \begin{array}{c c c c c c c c c c c c c c c c c c c $ | | | +1/4 | +1/2 | | +1/8 | +0.35 | I SB |
| $ \begin{array}{ c c c c c c c c c c c c c c c c c c c$ | , | | (0.006) | (0.012) | | (0.003) | (0.0084) | % of F.S. Range |
| $ \begin{array}{ c c c c c c c c c c c c c c c c c c c$ | T_{MIN} to T_{MAX} | | | | | | | LSB % of F.S. Range |
| $\begin{array}{c c c c c c c c c c c c c c c c c c c $ | DIFFERENTIAL NONLINEARITY | | (01012) | (00010) | | (0.000) | (01012) | , o of the tunge |
| Temperature COEFFICIENTSUnipolar Zero Bipolar Zero Grain (Full Scale) Differential Nonlinearity1212 $ppm^{n}C$ Grain (Full Scale) 2SETTLING TIME TO 1/2 LSB All Bits ONt-ooFF or OPF-to-ON250350250350nsFULL-SCALE TRANSITION 10% to 90% Delay plus Rise Time 90% to 10% Delay plus Rise Time 10% bolow 200 So1530nsFWLL-SCALE TRANSITION 10% to 90% Delay plus Rise Time 90% to 10% Delay plus Rise Time 10% bolow 200 So1530nsPOWER REQUIREMENTS | | MONO | | | MONOT | | | LSB |
| $\begin{array}{c c c c c c c c c c c c c c c c c c c $ | | MONC | JIONICITI G | UARANTEED | MONOI | UNICITI GUA | KANTEED | |
| $ \begin{array}{ c c c c c c c c c c c c c c c c c c c$ | Unipolar Zero | | | | | | | |
| $\begin{array}{c c c c c c c c c c c c c c c c c c c $ | | | | | | | | |
| $ \begin{array}{ c c c c c c c c c c c c c c c c c c c$ | | | | 10 | | | 5 | |
| $ \begin{array}{c c c c c c c c c c c c c c c c c c c $ | | | 250 | 350 | | 250 | 350 | ns |
| $\begin{array}{c c c c c c c c c c c c c c c c c c c $ | | | | 550 | | 230 | 330 | |
| $\begin{array}{c c c c c c c c c c c c c c c c c c c $ | | | | | | | | |
| $ \begin{array}{c c c c c c c c c c c c c c c c c c c $ | V X | | 30 | 50 | | 50 | 50 | 118 |
| $\begin{array}{c c c c c c c c c c c c c c c c c c c $ | V _{EE} , -11.4 to -16.5 V dc | | -12 | -18 | | -12 | -18 | mA |
| $\begin{array}{c c c c c c c c c c c c c c c c c c c $ | | | 15 | 25 | | 15 | 25 | ppm of F.S./% |
| $\begin{array}{c c c c c c c c c c c c c c c c c c c $ | | | | | | | | |
| $ \begin{array}{ c c c c c c c c c c c c c c c c c c c$ | (see Figures 3, 4, 5) | | | .5 | | | .5 | |
| $\begin{array}{ c c c c c c c c c c c c c c c c c c c$ | | | 0 to +10 | | | 0 to +10 | | V |
| Gain Error with Fixed 50 Ω Resistor for R2 (Figure 3) ± 0.1 ± 0.25 ± 0.05 ± 0.1 ± 0.25 ± 0.15 ± 0.25 ± 0.25 ± 0.25 ± 0.15 ± 0.25 ± 0.15 ± 0.25 ± 0.15 ± 0.15 ± 0.25 ± 0.15 ± 0.25 ± 0.15 ± 0.15 ± 0.25 ± 0.15 ± 0.15 ± 0.25 ± 0.15 ± 0.25 ± 0.15 ± 0.25 ± 0.15 ± 0.15 ± 0.15 ± 0.25 ± 0.15 ± 0.25 ± 0.15 ± 0.25 \pm | | | | 0 | | |) | |
| Resistor for R2 (Figure 3) Bipolar Zero Error with Fixed 50 Ω Resistor for R1 (Figure 4) Gain Adjustment Range (Figure 3) Bipolar Zero Adjustment Range ± 0.1 ± 0.25 ± 0.15 ± 0.1 ± 0.05 ± 0.15 ± 0.25 ± 0.05 ± 0.05 ± 0.15 ± 0.15 ± 0.25 ± 0.15 ± 0.05 ± 0.15 ± 0.15 ± 0.25 ± 0.15 ± 0.05 ± 0.15 ± 0.15 ± 0.25 ± 0.15 ± 0.05 ± 0.15 ± 0.25 ± 0.15 ± 0.05 ± 0.15 ± 0.05 ± 0.15 ± 0.15 ± 0.25 ± 0.15 ± 0.15 ± 0.15 ± 0.25 ± 0.15 ± 0.25 ± 0.15 ± 0.25 ± 0.15 ± 0.15 ± 0.25 ± 0.15 ± 0.15 ± 0.25 ± 0.15 ± 0.25 ± 0.15 ± 0.25 ± 0.15 ± 0.25 ± 0.15 ± 0.15 ± 0.25 ± 0.15 ± 0.25 ± 0.15 ± 0.15 ± 0.25 ± 0.15 ± 0.15 ± 0.25 ± 0.15 ± 0.25 ± 0.15 ± 0.25 ± 0.15 $\pm 0.$ | EXTERNAL ADJUSTMENTS | | | | | | | |
| Bipolar Zero Error with Fixed 50 Ω Resistor for R1 (Figure 4) ± 0.05 ± 0.15 ± 0.05 ± 0.05 ± 0.05 ± 0.15 ± 0.15 ± 0.05 ± 0.15 <t< td=""><td></td><td></td><td>+0.1</td><td>+0.25</td><td></td><td>+0.1</td><td>+0.25</td><td>% of F.S. Range</td></t<> | | | +0.1 | +0.25 | | +0.1 | +0.25 | % of F.S. Range |
| Gain Adjustment Range (Figure 3) ± 0.25 ± 0.25 ± 0.25 ± 0.25 ± 0.25 ± 0.15 % of F.S.Bipolar Zero Adjustment Range ± 0.15 ± 0.15 ± 0.25 ± 0.15 % of F.S.REFERENCE INPUTInput Impedance15 20 25 $k\Omega$ POWER DISSIPATION180 300 180 300 mWWMULTIPLYING MODE PERFORMANCE (All Models) Quadrants Reference Voltage Accuracy Reference Voltage All Bits OFF, and 1 V to 10 V [p-p], Sine Wave Frequency for 1/2 LSB [p-p] Feedthrough)Two (2): Bipolar Operation at Digital Input Only I V to 10 V, Unipolar I 0 Bits ($\pm 0.05\%$ of Reduced F.S.) for 1 V dc Reference Voltage Reference VoltageAll Bits OFF, and 1 V to 10 V [p-p], Sine Wave Frequency for 1/2 LSB [p-p] Feedthrough) 40 | Bipolar Zero Error with Fixed | | | | | | | |
| Bipolar Zero Adjustment Range ± 0.15 ± 0.15 % of F.S.REFERENCE INPUT Input Impedance152025152025k Ω POWER DISSIPATION180300180300mWMULTIPLYING MODE PERFORMANCE (All Models) Quadrants Reference Voltage Accuracy Reference Feedthrough (Unipolar Mode, All Bits OFF, and 1 V to 10 V [p-p], Sine Wave Frequency for 1/2 LSB [p-p] Feedthrough)Two (2): Bipolar Operation at Digital Input Only 1 V to 10 V, Unipolar 10 Bits ($\pm 0.05\%$ of Reduced F.S.) for 1 V dc Reference Voltage 40kHz typ | | +0.25 | ±0.05 | ±0.15 | +0.25 | ± 0.05 | ±0.1 | % of F.S. Range % of F.S. Range |
| Input Impedance152025152025kΩPOWER DISSIPATION180300180300mWMULTIPLYING MODE PERFORMANCE (All Models) Quadrants Reference Voltage Accuracy | | | | | | | | % of F.S. Range |
| POWER DISSIPATION 180 300 180 300 mW MULTIPLYING MODE PERFORMANCE (All Models) Quadrants Reference Voltage Accuracy Reference Feedthrough (Unipolar Mode, All Bits OFF, and 1 V to 10 V [p-p], Sine Wave Frequency for 1/2 LSB [p-p] Feedthrough) Two (2): Bipolar Operation at Digital Input Only 1 V to 10 V, Unipolar 10 Bits (±0.05% of Reduced F.S.) for 1 V dc Reference Voltage All Bits OFF, and 1 V to 10 V [p-p], Sine Wave Frequency for 1/2 LSB [p-p] Feedthrough) 40 kHz typ | | 15 | 20 | 25 | 15 | 20 | 25 | 120 |
| MULTIPLYING MODE PERFORMANCE (All Models) Quadrants Reference Voltage Accuracy Reference Feedthrough (Unipolar Mode, All Bits OFF, and 1 V to 10 V [p-p], Sine Wave Frequency for 1/2 LSB [p-p] Feedthrough) 40 | | 15 | | | 15 | | | |
| Quadrants Two (2): Bipolar Operation at Digital Input Only Reference Voltage 1 V to 10 V, Unipolar Accuracy 10 Bits (±0.05% of Reduced F.S.) for 1 V dc Reference Voltage Reference Feedthrough (Unipolar Mode, 10 Bits (±0.05% of Reduced F.S.) for 1 V dc Reference Voltage All Bits OFF, and 1 V to 10 V [p-p], Sine Wave 40 KHz typ KHz typ | | | 100 | 500 | | 100 | 500 | 111 11 |
| Accuracy 10 Bits (±0.05% of Reduced F.S.) for 1 V dc Reference Voltage Reference Feedthrough (Unipolar Mode, 10 Bits (±0.05% of Reduced F.S.) for 1 V dc Reference Voltage All Bits OFF, and 1 V to 10 V [p-p], Sine Wave 40 Frequency for 1/2 LSB [p-p] Feedthrough 40 | | | | | on at Digital | Input Only | | |
| Reference Feedthrough (Unipolar Mode, All Bits OFF, and 1 V to 10 V [p-p], Sine Wave Frequency for 1/2 LSB [p-p] Feedthrough)40kHz typ | | | | | ed F.S.) for | 1 V dc Reference | Voltage | |
| Frequency for 1/2 LSB [p-p] Feedthrough) 40 kHz typ | Reference Feedthrough (Unipolar Mode, | | | | | | - | |
| | | | 40 | | | | | kHz typ |
| Output Slew Rate 10%–90% 5 90%–10% 1 mA/µs mA/µs | Output Slew Rate 10%–90% | | 5 | | | | | mA/µs |
| 90%–10% 1 mA/µs Output Settling Time (All Bits ON and a 0 V–10 V | | | 1 | | | | | πιτι/μs |
| Step Change in Reference Voltage) 1.5 µs to 0.01% F.S. | Step Change in Reference Voltage) | | 1.5 μs to 0 | 0.01% F.S. | | | | |
| CONTROL AMPLIFIER Full Power Bandwidth 300 kHz | | | 300 | | | | | kHz |
| Small-Signal Closed-Loop Bandwidth300MHz | | | | | | | | |

NOTES ¹The digital input levels are guaranteed but not tested over the temperature range. ²The power supply gain sensitivity is tested in reference to a V_{EE} of -1.5 V dc.

Specifications subject to change without notice.

| Parameter | Min | AD566AS Typ | Max | Min | AD566AT Typ | Max | Unit |
|--|-------------------|--|------------------------------------|--------------------------|---|--|---|
| DATA INPUTS ¹ (Pins 13 to 24) TTL or 5 V CMOS Input Voltage | | | | | | | |
| Bit ON Logic "1" Bit OFF Logic "0" Logic Current (Each Bit) | 2.0 0 | | 5.5 0.8 | 2.0 0 | | 5.5 0.8 | V V |
| Bit ON Logic "1" Bit OFF Logic "0" | | 120 35 | 300 100 | | +120 +35 | 300 100 | μΑ μΑ |
| RESOLUTION | | | 12 | | | 12 | Bits |
| OUTPUT Current Unipolar (All Bits On) Bipolar (All Bits On or Off) Resistance (Exclusive of Span Resistors) Offset | -1.6 ±0.8 6 | $^{-2.0}_{\substack{\pm 1.0\\8}}$ | -2.4 ±1.2 10 | -1.6 ±0.8 6 | $^{-2.0}_{\pm 1.0}$ | -2.4 ±1.2 10 | mA mA kΩ |
| Unipolar (Adjustable to Zero per Figure 3) Bipolar (Figure 4, R1 and R2 = 50 Ω Fixed) Capacitance Compliance Voltage | | 0.01 0.05 25 | 0.05 0.15 | | 0.01 0.05 25 | 0.05 0.1 | % of F.S. Range % of F.S. Range pF |
| $\frac{T_{MIN} \text{ to } T_{MAX}}{A \cap OUP A \cap V (E_{MAX})}$ | -1.5 | | +10 | -1.5 | | +10 | V |
| ACCURACY (Error Relative to Full Scale) 25°C T _{MIN} to T _{MAX} | | $\pm 1/4$ (0.006) $\pm 1/2$ (0.012) | ±1/2 (0.012) ±3/4 (0.018) | | $\pm 1/8$ (0.003) $\pm 1/4$ (0.006) | ± 0.35 (0.0084) $\pm 1/2$ (0.012) | LSB % of F.S. Range LSB % of F.S. Range |
| DIFFERENTIAL NONLINEARITY | MONO | ±1/2 | ±3/4 | | ±1/4 | ±1/2 | LSB |
| T _{MIN} to T _{MAX} TEMPERATURE COEFFICIENTS | MONO | FONICITY GU | JARANTEED | MONO | TONICITY GUA | ARANTEED | |
| Unipolar Zero Bipolar Zero Gain (Full Scale) Differential Nonlinearity | | 1 5 7 2 | 2 10 10 | | 1 5 3 2 | 2 10 5 | ppm/°C ppm/°C ppm/°C ppm/°C |
| SETTLING TIME TO 1/2 LSB All Bits ON-to-OFF or OFF-to-ON | | 250 | 350 | | 250 | 350 | ns |
| FULL-SCALE TRANSITION 10% to 90% Delay plus Rise Time 90% to 10% Delay plus Fall Time | | 15 30 | 30 50 | | 15 30 | 30 50 | ns ns |
| POWER REQUIREMENTS V _{EE} , -11.4 to -16.5 V dc | | -12 | -18 | | -12 | -18 | mA |
| POWER SUPPLY GAIN SENSITIVITY ² $V_{EE} = -11.4$ to -16.5 V dc | | 15 | 25 | | 15 | 25 | ppm of F.S./% |
| PROGRAMMABLE OUTPUT RANGES (see Figures 3, 4, 5) | | 0 to +5 -2.5 to +2 0 to +10 -5 to +5 -10 to +1 | | | 0 to +5 -2.5 to +2 0 to +10 -5 to +5 -10 to +10 | | V V V V V |
| EXTERNAL ADJUSTMENTS Gain Error with Fixed 50 Ω Resistor for R2 (Figure 3) | | ±0.1 | ±0.25 | | ±0.1 | ±0.25 | % of F.S. Range |
| Bipolar Zero Error with Fixed 50 Ω Resistor for R1 (Figure 4) Gain Adjustment Range (Figure 3) Bipolar Zero Adjustment Range | ±0.25 ±0.15 | ± 0.05 | ±0.15 | ±0.25 ±0.15 | ±0.05 | ±0.1 | % of F.S. Range % of F.S. Range % of F.S. Range |
| REFERENCE INPUT Input Impedance | 15 | 20 | 25 | 15 | 20 | 25 | kΩ |
| POWER DISSIPATION | | 180 | 300 | | 180 | 300 | mW |
| MULTIPLYING MODE PERFORMANCE (All Models) Quadrants Reference Voltage Accuracy Reference Feedthrough (Unipolar Mode, All Bits OFF, and 1 V to 10 V [p-p], Sine Wave Frequency for 1/2 LSB [p-p] Feedthrough) Output Slew Rate 10%–90% | | Two (2): 1 V to 10 10 Bits (± 40 5 | Bipolar Operatio V, Unipolar | 0 | | | kHz typ mA/µs |
| 90%–10% Output Settling Time (All Bits ON and a 0 V–10 V Step Change in Reference Voltage) | | 1 1.5 µs to | 0.01% F.S. | | | | mA/µs |
| CONTROL AMPLIFIER Full Power Bandwidth Small-Signal Closed-Loop Bandwidth | | 300 1.8 | | | | | kHz MHz |

Specifications shown in **boldface** are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels. All min and max specifications are guaranteed, although only those shown in **boldface** are tested on all production units.

Specification subject to change without notice.

ABSOLUTE MAXIMUM RATINGS

| V_{CC} to Power Ground $\hdots \dots \dots$ |
|---|
| V_{EE} to Power Ground (AD565A) 0 V to -18 V |
| Voltage on DAC Output (Pin 9)3 V to +12 V |
| Digital Inputs (Pins 13 to 24) to |
| Power Ground |
| REF IN to Reference Ground ±12 V |
| Bipolar Offset to Reference Ground ±12 V |
| 10 V Span R to Reference Ground $\dots \pm 12$ V |
| 20 V Span R to Reference Ground ±24 V |
| REF OUT (AD565A) Indefinite Short to Power Ground |
| Momentary Short to V _{CC} |
| Power Dissipation 1000 mW |
| |

GROUNDING RULES

The AD565A and AD566A use separate reference and power grounds to allow optimum connections for low noise and high speed performance. These grounds should be tied together at one point, usually the device power ground. The separate ground returns minimize current flow in low level signal paths. In this way, logic return currents are not summed into the same return path with analog signals.

AD565A ORDERING GUIDE

| Model ¹ | Max Gain T.C. (ppm of F.S./°C) | Temperature Range | Linearity Error Max @ +25°C | Package Options ² |
|--------------------|--------------------------------------|----------------------------------|-----------------------------------|---------------------------------|
| AD565AJD | 50 | 0°C to +70°C | $\pm 1/2$ LSB | Ceramic (D-24) |
| AD565AJR | 50 | 0° C to $+70^{\circ}$ C | $\pm 1/2$ LSB | SOIC (RW-28) |
| AD565AKD | 20 | 0°C to +70°C | $\pm 1/4$ LSB | Ceramic (D-24) |
| AD565ASD | 30 | –55°C to +125°C | $\pm 1/2$ LSB | Ceramic (D-24) |
| AD565ATD | 15 | –55°C to +125°C | $\pm 1/4$ LSB | Ceramic (D-24) |

NOTES

¹For details on grade and package offerings screened in accordance with MIL-STD-883, refer to the Analog Devices *Military Products Databook* or current/883B data sheet. ²D = Ceramic DIP, R = SOIC.

AD566A ORDERING GUIDE

| Model ¹ | Max Gain T.C. (ppm of F.S./°C) | Linearity Temperature Range | Error Max @ +25°C | Package Option ² |
|--------------------|--------------------------------------|-----------------------------------|----------------------|--------------------------------|
| AD566AJD | 10 | 0°C to +70°C | $\pm 1/2$ LSB | Ceramic (D-24 |
| AD566AKD | 3 | 0°C to +70°C | $\pm 1/4$ LSB | Ceramic (D-24) |
| AD566ASD | 10 | –55°C to +125°C | $\pm 1/2$ LSB | Ceramic (D-24) |
| AD566ATD | 3 | –55°C to +125°C | $\pm 1/4$ LSB | Ceramic (D-24) |

NOTES


¹For details on grade and package offerings screened in accordance with MIL-STD-883, refer to the Analog Devices *Military Products Databook* or current/883B data sheet. ²D = Ceramic DIP.

CAUTION _


ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD565A/AD566A features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



PIN CONFIGURATIONS







CONNECTING THE AD565A FOR BUFFERED VOLTAGE OUTPUT

The standard current-to-voltage conversion connections using an operational amplifier are shown in Figures 1, 2, and 3 with the preferred trimming techniques. If a low offset operational amplifier (OP77, AD741L, OP07) is used, excellent performance can be obtained in many situations without trimming (an op amp with less than 0.5 mV max offset voltage should be used to keep offset errors below 1/2 LSB). If a 50 Ω fixed resistor is substituted for the 100 Ω trimmer, unipolar zero is typically within ±1/2 LSB (plus op amp offset) and full-scale accuracy is within 0.1% (0.25% max). Substituting a 50 Ω resistor for the 100 Ω bipolar offset trimmer gives a bipolar zero error typically within ±2 LSB (0.05%).

The AD509 is recommended for buffered voltage-output applications that require a settling time to $\pm 1/2$ LSB of 1 μ s. The feedback capacitor is shown with the optimum value for each application; this capacitor is required to compensate for the 25 pF DAC output capacitance.

FIGURE 1. UNIPOLAR CONFIGURATION

This configuration provides a unipolar 0 V to 10 V output range. In this mode, the bipolar terminal, Pin 8, should be grounded if not used for trimming.




Figure 1. 0 V to 10 V Unipolar Voltage Output

STEP I . . . ZERO ADJUST

Turn all bits OFF and adjust zero trimmer R1 until the output reads 0.000 V (1 LSB = 2.44 mV). In most cases, this trim is not needed, but Pin 8 should then be connected to Pin 12.

STEP II . . . GAIN ADJUST

Turn all bits ON and adjust 100Ω gain trimmer R2 until the output is 9.9976 V. (Full scale is adjusted to 1 LSB less than nominal full scale of 10.000 V.) If a 10.2375 V full scale is desired (exactly 2.5 mV/bit), insert a 120Ω resistor in series with the gain resistor at Pin 10 to the op amp output.

FIGURE 2. BIPOLAR CONFIGURATION

This configuration provides a bipolar output voltage from -5.000 V to +4.9976 V, with positive full scale occurring with all bits ON (all 1s).




Figure 2. ±5 V Bipolar Voltage Output

STEP I . . . OFFSET ADJUST

Turn OFF all bits. Adjust 100 Ω trimmer R1 to give –5.000 V output.

STEP II . . . GAIN ADJUST

Turn ON all bits. Adjust 100 Ω gain trimmer R2 to give a reading of +4.9976 V.

Please note that it is not necessary to trim the op amp to obtain full accuracy at room temperature. In most bipolar situations, an op amp trim is unnecessary unless the untrimmed offset drift of the op amp is excessive.

FIGURE 3. OTHER VOLTAGE RANGES

The AD565A can also be easily configured for a unipolar 0 V to +5 V range or ± 2.5 V and ± 10 V bipolar ranges by using the additional 5 k Ω application resistor provided at the 20 V span R terminal, Pin 11. For a 5 V span (0 V to +5 V, or ± 2.5 V), the two 5 k Ω resistors are used in parallel by shorting Pin 11 to Pin 9 and connecting Pin 10 to the op amp output and the bipolar offset either to ground for unipolar or to REF OUT for the bipolar offset either to ground for unipolar or to REF OUT for the bipolar range. For the ± 10 V range (20 V span) use the 5 k Ω resistors in series by connecting only Pin 11 to the op amp output and the bipolar offset connected as shown. The ± 10 V option is shown in Figure 3.




Figure 3. ±10 V Voltage Output

CONNECTING THE AD566A FOR BUFFERED VOLTAGE OUTPUT

The standard current-to-voltage conversion connections using an operational amplifier are shown in Figures 4, 5, and 6 with the preferred trimming techniques. If a low offset operational amplifier (OP77, AD741L, OP07) is used, excellent performance can be obtained in many situations without trimming (an op amp with less than 0.5 mV max offset voltage should be used to keep offset errors below 1/2 LSB). If a 50 Ω fixed resistor is substituted for the 100 Ω trimmer, unipolar zero typically is within ±1/2 LSB (plus op amp offset), and full-scale accuracy is within 0.1% (0.25% max). Substituting a 50 Ω resistor for the 100 Ω bipolar offset trimmer gives a bipolar zero error typically within ±2 LSB (0.05%).

The AD509 is recommended for buffered voltage-output applications that require a settling time to $\pm 1/2$ LSB of 1 µs. The feedback capacitor is shown with the optimum value for each application; this capacitor is required to compensate for the 25 pF DAC output capacitance.

FIGURE 4. UNIPOLAR CONFIGURATION

This configuration provides a unipolar 0 V to 10 V output range. In this mode, the bipolar terminal, Pin 7, should be grounded if not used for trimming.




Figure 4. 0 V to 10 V Unipolar Voltage Output

STEP I . . . ZERO ADJUST

Turn all bits OFF and adjust zero trimmer, R1, until the output reads 0.000 V (1 LSB = 2.44 mV). In most cases, this trim is not needed, but Pin 7 should then be connected to Pin 12.

STEP II . . . GAIN ADJUST

Turn all bits ON and adjust 100Ω gain trimmer, R2, until the output is 9.9976 V. (Full scale is adjusted to 1 LSB less than nominal full scale of 10.000 V.) If a 10.2375 V full scale is desired (exactly 2.5 mV/bit), insert a 120 Ω resistor in series with the gain resistor at Pin 10 to the op amp output.

FIGURE 5. BIPOLAR CONFIGURATION

This configuration provides a bipolar output voltage from -5.000 V to +4.9976 V, with positive full scale occurring with all bits ON (all 1s).




Figure 5. ±5 V Bipolar Voltage Output

STEP I . . . OFFSET ADJUST

Turn OFF all bits. Adjust $100 \,\Omega$ trimmer R1 to give –5.000 output V.


STEP II . . . GAIN ADJUST

Turn ON all bits. Adjust 100Ω gain trimmer R2 to give a reading of +4.9976 V.

Please note that it is not necessary to trim the op amp to obtain full accuracy at room temperature. In most bipolar situations, an op amp trim is unnecessary unless the untrimmed offset drift of the op amp is excessive.

FIGURE 6. OTHER VOLTAGE RANGES

The AD566A can also be easily configured for a unipolar 0 V to +5 V range or ± 2.5 V and ± 10 V bipolar ranges by using the additional 5 k Ω application resistor provided at the 20 V span R terminal, Pin 11. For a 5 V span (0 V to +5 V or ± 2.5 V), the two 5 k Ω resistors are used in parallel by shorting Pin 11 to Pin 9 and connecting Pin 10 to the op amp output and the bipolar offset resistor either to ground for unipolar or to V_{REF} for the bipolar range. For the ± 10 V range (20 V span), use the 5 k Ω resistors in series by connecting only Pin 11 to the op amp output and the bipolar offset resistor offset connected as shown. The ± 10 V option is shown in Figure 6.



* THE PARALLEL COMBINATION OF THE BIPOLAR OFFSET RESISTOR AND R3 ESTABLISHES A CURRENT TO BALANCE THE MSB CURRENT. THE EFFECT OF TEMPERATURE COEFFICIENT MISMATCH BETWEEN THE BIPOLAR RESISTOR COMBINATION AND DAC RESISTORS IS EXPANDED ON PREVIOUS PAGE.

Figure 6. ±10 V Voltage Output


| DIGITAL INPUT MSB LSB | Straight Binary | ANALOG OUTPUT Offset Binary | Twos Complement* |
|---|-------------------|--------------------------------|------------------|
| $\begin{array}{c} 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 $ | Zero | -FS | Zero |
| | Mid Scale – 1 LSB | Zero - 1 LSB | +FS – 1 LSB |
| | +1/2 FS | Zero | -FS |
| | +FS – 1 LSB | +FS - 1 LSB | Zero – 1 LSB |

*Inverts the MSB of the offset binary code with an external inverter to obtain twos complement.

OUTLINE DIMENSIONS

24-Lead Side-Brazed Solder Lid Ceramic DIP [DIP/SB] (D-24)


Dimensions shown in inches and (millimeters)



CONTROLLING DIMENSIONS ARE IN INCHES: MILLIMETER DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

28-Lead Standard Small Outline Package [SOIC] Wide Body (RW-28)

Dimensions shown in millimeters and (inches)



CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

Revision History

| Location | Page |
|---|------|
| 10/02—Data Sheet changed from REV. D to REV. E. | |
| Edits to SPECIFICATIONS | |